▎ 摘　　要

We present insights into processes of cleaning, patterning, encapsulation, and contacting graphene in a 200 mm wafer pilot line routinely used for the fabrication of integrated circuits in Si technologies. We demonstrate key process steps and discuss challenges and roadblocks which need to be overcome to enable integration of this material with Si technologies.