• 文献标题:   Tuning On-Off Current Ratio and Field-Effect Mobility in a MoS2-Graphene Heterostructure via Schottky Barrier Modulation
  • 文献类型:   Article
  • 作  者:   SHIH CJ, WANG QH, SON Y, JIN Z, BLANKSCHTEIN D, STRANO MS
  • 作者关键词:   fieldeffect mobility, mos2graphene, schottky barrier modulation, fieldeffect transistor device
  • 出版物名称:   ACS NANO
  • ISSN:   1936-0851 EI 1936-086X
  • 通讯作者地址:   MIT
  • 被引频次:   150
  • DOI:   10.1021/nn500676t
  • 出版年:   2014

▎ 摘  要

Field-effect transistor (FET) devices composed of a MoS2-graphene heterostructure can combine the advantages of high carrier mobility in graphene with the permanent band gap of MoS2 for digital applications. Herein, we investigate the electron transfer, photoluminescence, and gate-controlled carrier transport in such a heterostructure. We show that the junction is a Schottky barrier, whose height can be artificially controlled by gating or doping graphene. When the applied gate voltage (or the doping level) is zero, the photoexcited electron hole pairs in monolayer MoS2 can be split by the heterojunction, significantly reducing the photoluminescence. By applying negative gate voltage (or p-doping) in graphene, the interlayer impedance formed between MoS2 and graphene exhibits an 100-fold increase. For the first time, we show that the gate-controlled interlayer Schottky impedance can be utilized to modulate carrier transport in graphene, significantly depleting the hole transport, but preserving the electron transport. Accordingly, we demonstrate a new type of FET device, which enables a controllable transition from NMOS digital to bipolar characteristics. In the NMOS digital regime, we report a very high room temperature on/off current ratio (ION/IOFF similar to 36) in comparison to graphene-based FET devices without sacrificing the field-effect electron mobilities in graphene. By engineering the source/drain contact area, we further estimate that a higher value of I-ON/OFF up to 100 can be obtained in the device architecture considered. The device architecture presented here may enable semiconducting behavior in graphene for digital and analogue electronics.